<?xml version="1.0" encoding="UTF-8"?>
<rss version="2.0">
<channel>
<title><![CDATA[ Telecommunications asic jobs from PlanetRecruit]]></title>
<link>http://www.planetrecruit.com</link>
<description><![CDATA[ Telecommunications  asic job search results]]></description>
<item>
<title><![CDATA[Digital ASIC Engineer - ASIC, FPGA, RTL, SOC, VHDL in Hampshire Rate: £35,000 to £60,000 per year (Benefits)]]></title>
<link>http://www.planetrecruit.com/show_job.cgi?j=8724000&amp;src=rss</link>
<description><![CDATA[*Digital <em>ASIC</em> Engineer*

Our client is a world leader in the telecoms industry and are looking to hire a Digital <em>ASIC</em> Engineer to join them.

Skills/Experience  

- Specification and design]]></description>

<pubDate>Thu, 09 Feb 2012 06:06:11 +0000</pubDate>
</item>
<item>
<title><![CDATA[Digital ASIC Verification Engineer - Hampshire in Hampshire Rate: Excellent salary + benefits]]></title>
<link>http://www.planetrecruit.com/show_job.cgi?j=8662867&amp;src=rss</link>
<description><![CDATA[An exciting opportunity has arisen for an ambitious Digital <em>ASIC</em> Verification Engineer to join a prominent, 
market-leading Semiconductor company specialising in wireless communications technologies]]></description>

<pubDate>Mon, 06 Feb 2012 12:45:51 +0000</pubDate>
</item>
<item>
<title><![CDATA[Contract Firmware Engineer - Cambridge - ASIC in Cambridge Rate: 3m rolling contract]]></title>
<link>http://www.planetrecruit.com/show_job.cgi?j=8634969&amp;src=rss</link>
<description><![CDATA[ whilst working
closely with the Hardware team.

You will have experience or full <em>ASIC</em> development life cycle as well as Embedded software experience and excellent
knowledge of USB/TCP/IP device drivers]]></description>

<pubDate>Tue, 31 Jan 2012 14:00:31 +0000</pubDate>
</item>
<item>
<title><![CDATA[ASIC Development Manager - ST Ericsson in Bristol Rate: COMPETITIVE RATES ]]></title>
<link>http://www.planetrecruit.com/show_job.cgi?j=8707369&amp;src=rss</link>
<description><![CDATA[ST Ericsson are currently looking for an accomplished <em>ASIC</em> development manager to join its wireless team. This opportunity is based in Bristol and is currently paying a competitive salary]]></description>

<pubDate>Tue, 07 Feb 2012 09:48:31 +0000</pubDate>
</item>
<item>
<title><![CDATA[Digital ASIC Design Engineer - wireless products in Hampshire Rate: Exceptional salary]]></title>
<link>http://www.planetrecruit.com/show_job.cgi?j=8662471&amp;src=rss</link>
<description><![CDATA[We are searching for a talented Digital <em>ASIC</em> Design Engineer with knowledge / experience in signal processing to join our
global wireless Semiconductor client. This company really is a true leader]]></description>

<pubDate>Mon, 06 Feb 2012 12:45:51 +0000</pubDate>
</item>
<item>
<title><![CDATA[Senior Digital ASIC Design Engineer - Malaysia in Malaysia Rate: Salary + benefits + relocation]]></title>
<link>http://www.planetrecruit.com/show_job.cgi?j=8674745&amp;src=rss</link>
<description><![CDATA[A unique and exciting opportunity has arisen for a Senior Digital <em>ASIC</em> Design Engineer with our rapidly expanding
Semiconductor client based in Malaysia.

This company has exciting plans to more than]]></description>

<pubDate>Wed, 01 Feb 2012 13:43:32 +0000</pubDate>
</item>
<item>
<title><![CDATA[Senior Digital ASIC Design Engineer - Graphics in Cambridge Rate: with excellent benefits + stock]]></title>
<link>http://www.planetrecruit.com/show_job.cgi?j=8734874&amp;src=rss</link>
<description><![CDATA[Key words: Digital,  SOC,  <em>ASIC</em>,  FPGA,  Hardware,  Design,  RTL,  VHDL,  Verilog,  Verification,  Implementation,  Graphics,  2D, 
3D,  GPU,  processor,  Cambridge,  East Anglia,  UK.

Would you like to join a gold]]></description>

<pubDate>Fri, 10 Feb 2012 14:18:42 +0000</pubDate>
</item>
<item>
<title><![CDATA[Silicon Design Engineer - ASIC/FPGA in Cambridge Rate: attractive remuneration + stock options]]></title>
<link>http://www.planetrecruit.com/show_job.cgi?j=8734825&amp;src=rss</link>
<description><![CDATA[Up-and-coming start-up seeks silicon design engineers with skills in: digital IC,  SoC,  silicon,  <em>ASIC</em>,  FPGA,  Verilog,  VHDL,  verification,  synthesis,  multiprocessor,  embedded,  debug,  system]]></description>

<pubDate>Fri, 10 Feb 2012 14:03:20 +0000</pubDate>
</item>
<item>
<title><![CDATA[Digital ASIC Verification Engineer-Cambridgeshire in Cambridgeshire Rate: Competitive salary + benefits]]></title>
<link>http://www.planetrecruit.com/show_job.cgi?j=8734883&amp;src=rss</link>
<description><![CDATA[Key words: Digital,  <em>ASIC</em>,  SoC,  Hardware,  Software,  Verification,  RISC,  Specman e,  System C,  E- Code,  Microprocessor, 
FPGA,  RTL,  Design,  OVM,  VMM,  UVM,  SWP,  NFC,  AHV/APB,  USB,  I2C,  NFC,  RFID]]></description>

<pubDate>Fri, 10 Feb 2012 14:21:33 +0000</pubDate>
</item>
<item>
<title><![CDATA[Silicon ASIC Design Engineer - RTL, Design, CMOS, Digital Desig in Bristol Rate: £45,000 to £55,000 per year (Package)]]></title>
<link>http://www.planetrecruit.com/show_job.cgi?j=8732415&amp;src=rss</link>
<description><![CDATA[ST SDE10

Silicon <em>ASIC</em> Design Engineer - RTL,  Design,  CMOS,  Digital Design,  TCL,  Perl,  EDA,  Chip Assembly,  Silicon Design

Our client is looking to add a talented design engineer to join]]></description>

<pubDate>Fri, 10 Feb 2012 09:27:35 +0000</pubDate>
</item>
<item>
<title><![CDATA[Graphics Hardware Design Engineer in East of England Rate: with excellent benefits + stock]]></title>
<link>http://www.planetrecruit.com/show_job.cgi?j=8734938&amp;src=rss</link>
<description><![CDATA[Key words: Digital,  SOC,  <em>ASIC</em>,  FPGA,  Hardware,  Design,  RTL,  VHDL,  Verilog,  Verification,  Implementation,  Graphics,  2D, 
3D,  GPU,  processor,  Cambridge,  East Anglia,  UK.

Outstanding opportunity]]></description>

<pubDate>Fri, 10 Feb 2012 14:24:32 +0000</pubDate>
</item>
<item>
<title><![CDATA[Senior Digital IC Design Engineer - microprocessor in South East England Rate: Competitive salary + benefits inc shares]]></title>
<link>http://www.planetrecruit.com/show_job.cgi?j=8734876&amp;src=rss</link>
<description><![CDATA[Key words: Digital,  <em>ASIC</em>,  IC,  Design,  RTL,  Verification,  SoC,  microprocessor,  VHDL,  Verilog,  SystemVerilog,  Specman,  CPU, 
Processor,  Semiconductor,  Cambridge,  East Anglia,  South East,  England,  UK]]></description>

<pubDate>Fri, 10 Feb 2012 14:20:11 +0000</pubDate>
</item>
<item>
<title><![CDATA[Senior DFT Engineer - Paris in France Rate: Competitive salary + benefits]]></title>
<link>http://www.planetrecruit.com/show_job.cgi?j=8734833&amp;src=rss</link>
<description><![CDATA[Key words: DFT,  Design for Test,  Synthesis,  Equivalence,  check,  <em>ASIC</em>,  IC,  Design,  backend,  place & route,  P&R,  STA, 
floorplanning,  DRC,  LVS,  IR,  wireless,  3G,  4G,  WiMAX,  PHY,  LTE,  Paris,  France]]></description>

<pubDate>Fri, 10 Feb 2012 14:06:37 +0000</pubDate>
</item>
<item>
<title><![CDATA[DSP Algorithm Developer - Wireless / LTE / PHY / DSP in France Rate: £55,000 per year (&#8364;55K + 10% Bonus)]]></title>
<link>http://www.planetrecruit.com/show_job.cgi?j=8424050&amp;src=rss</link>
<description><![CDATA[)
To implement and validate baseband LTE DSP simulations
Involved in supporting the <em>ASIC</em> team for the Verilog/VHDL implementation
Debugging and integration of LTE solutions with the <em>ASIC</em> and Physical team]]></description>

<pubDate>Mon, 06 Feb 2012 12:39:11 +0000</pubDate>
</item>
<item>
<title><![CDATA[Digital IC Design Engineer - Northern Germany in Germany Rate: Competitive remuneration package]]></title>
<link>http://www.planetrecruit.com/show_job.cgi?j=8734822&amp;src=rss</link>
<description><![CDATA[ with memories 
 
Contact IC Resources for further details 
 
Key words: Digital IC Design,  SoC,  <em>ASIC</em>,  Verification,  RTL,  Verilog,  SystemVerilog,  functional verification,  Assembler,  C,  testbench,  tcl,  unix,  shell]]></description>

<pubDate>Fri, 10 Feb 2012 14:01:40 +0000</pubDate>
</item>
<item>
<title><![CDATA[Senior Digital IC Design Engineer - Paris in France Rate: Competitive salary + benefits]]></title>
<link>http://www.planetrecruit.com/show_job.cgi?j=8734948&amp;src=rss</link>
<description><![CDATA[Key words: Digital,  IC,  <em>ASIC</em>,  SoC,  Design,  RTL,  Verification,  architecture,  VHDL,  Verilog,  back-end,  physical,  synthesis, 
Place & Route,  P&R,  Semiconductor,  Microelectronics,  Paris,  France.

A unique]]></description>

<pubDate>Fri, 10 Feb 2012 14:26:39 +0000</pubDate>
</item>
<item>
<title><![CDATA[Digital Design Consultant - FPGA in Germany Rate: Competitive salary package]]></title>
<link>http://www.planetrecruit.com/show_job.cgi?j=8648175&amp;src=rss</link>
<description><![CDATA[Our client is Europe's 'go-to' provider of consulting and training services within the field of FPGA/<em>ASIC</em>/SoC Design and
Verification.

They have a new role based out of their Munich office for a]]></description>

<pubDate>Mon, 06 Feb 2012 12:45:34 +0000</pubDate>
</item>
<item>
<title><![CDATA[Principal Graphics Verification Engineer - Sweden in Sweden Rate: Competitive salary + benefits]]></title>
<link>http://www.planetrecruit.com/show_job.cgi?j=8651823&amp;src=rss</link>
<description><![CDATA[ Principal <em>ASIC</em> Verification Engineer to join a specialist graphics and
video team within a prominent,  market-leading Semiconductor company. This position offers the opportunity to lead the
definition,  review]]></description>

<pubDate>Mon, 06 Feb 2012 12:45:34 +0000</pubDate>
</item>
<item>
<title><![CDATA[Senior Hardware Engineer - Image processing in England Rate: Competitive salary + supb annual bonus]]></title>
<link>http://www.planetrecruit.com/show_job.cgi?j=8734961&amp;src=rss</link>
<description><![CDATA[Key words: Digital,  <em>ASIC</em>,  FPGA,  IC,  SoC,  Design,  Video,  RTL,  VHDL,  Verilog,  video processing,  image processing, 
architecture,  JPEG,  codec,  algorithm,  MPEG,  DSP,  H.264,  TV,  HD,  DVD,  Midlands,  England]]></description>

<pubDate>Fri, 10 Feb 2012 14:28:09 +0000</pubDate>
</item>
<item>
<title><![CDATA[FPGA Consultant - wireless technology in Cambridgeshire Rate: excellent salary + benefits]]></title>
<link>http://www.planetrecruit.com/show_job.cgi?j=7994684&amp;src=rss</link>
<description><![CDATA[ and experience:-
o Technical background,  with at least 3 years of PHY/L1 Wireless Comms technology development using FPGA and/ or <em>ASICs</em>
o Expertise in electronic design from concept through to production
o]]></description>

<pubDate>Thu, 09 Feb 2012 18:02:53 +0000</pubDate>
</item>

</channel>
</rss>

